Compressors, as one of the Processing Elements (PEs), are the fundamental building blocks for accumulating partial products during the multiplication process. In this paper various high speed high-order compressors such as 6:2 and 7:2 compressors are compared with 6:3 and 7:3 ones in terms of designs and hardware requirements. To evaluate their performance, they are analyzed and compared with respect to delay and Power-Delay Product (PDP). The comparison is accomplished using the recent implementation of Full-Adder cell design at transistor-level in Carbon Nanotube Field Effect Transistor (CNFET) technology. Simulations are carried out using Synopsys HSPICE with 32nm CNTFET technology and 0.65 supply voltage. The results of simulations demonstrate the superiority of the n:3structures in terms ofpropagation delay and powerconsumption around %41 and%8, respectively.
I. INTRODUCTION
Multiplication is inherently a slow operation as a largenumber of partial products are added to produce the product. In applications like digital signalprocessing, this delay is unacceptable, particularly in thecontext of ever increasing throughput requirements [1] . Since many studies have been accomplished on the implementation of fast and efficient Adders and Multipliers, known as the arithmetic building blocks of microprocessors and digital signal processors (DSPs), choosing the appropriate implementation techniques and technologies are two major approaches of today's VLSI circuit designs [2] .
Fast multipliers are generally composed of three subfunctions: partial product generation, partial product accumulation, and carry-propagating addition [3] , [4] . At the first step, Booth encodings are often used to reduce the number of partial products. A summation tree, which is called the Carry Save Adder (CSA), is used in the second sub-function to further reduce the partial products to two rows. The last step is normally fulfilled by a fast carry propagate adder, such as carry look-ahead adder or carry-skip adder [5] .
To implementfast multipliers, variousarchitectures of Processing Elements (PEs) have been presented to perform arithmetic addition and multiplication. Compressors as one Manuscript of the PEs are the fundamental building blocks which are being used for accumulating partial products during the multiplication process.
A compressor is a combinatorial device which is mostly used in multipliers to reduce the operands while adding terms of partial products. A typical (m:n) compressor takes m equally weighted input bits and produces n-bit binary number [6] . In other words, it counts the number of 1s in the input and outputs the binary count value. Note that the outputs of the compressor have different power-of-2 weights. The weight of the LSB of the compressor output is the same as the weight of each of the inputs, and the remaining bits have increasingly higher weights.
The simplest and the most widely used one is the 3:2 compressor(also known as a Full Adder cell) which has 3 inputs to be summed up and provides 2 outputs. Similarly, 4:2compressor can also be built from two cascaded 3:2 compressors [7] .
In this paper, we analyze the two different high-speed high-order n:2 compressors versus n:3 compressors as their counterparts with the design and comparison at transistor-level in Carbon Nanotube Field Effect Transistor (CNFET) technology. Since all the architectures are based on the conventional design of the compressors with cascaded Full Adder cells, the recent implementations of Full Adder design with a custom transistor-level are employed [8] .To evaluate the performance of all these compressors, the cascaded models are considered. Moreover they have been comprehensively compared at 0.65 supply voltage and 100MHz operation frequency.
The rest of the paper is organized as follows: in section II, conventional design and architecture of 6:2 and 7:2 compressors with 6:3 and 7:3 compressors are reviewed. Section IIIfocuses ontheir cascaded implementations.In section IV, experimental results, analyses and comparisons are presented and finally section V concludes the paper.
II. PERFORMANCE COMPARISON OF N: 2 AND N: 3 COMPRESSORS IN PARALLEL MULTIPLIER

A. Conventional Architectures: n:2 Compressors Versus n:3 Compressors
At present, the most widely used compressors are3:2 and 4:2compressors.However both 3:2 and 4:2compressors are ideal for constructing regular structured Wallace tree with low complexity [9] , but for the compression of a larger number of bits, higher order compressors are needed. Many researches show that the multipliers with high order compressors have betterperformance [10] .
Conventional structures of 6:2 and 7:2 compressors are shown in Fig. 1 and Fig. 2 respectively [11] . As it depicted in Fig.1and Fig.2 , there are six and seven primary inputs with twocarry inputs ( )from column (k-1) and (k-2) for 6:2 and 7:2 compressors respectively [12] . They also generate two primary outputs, denoted by2 and2 +1 , reflecting their weights and two outgoing carries ( )2 +1 and2 +2 to column, (k+l) and (k+2) respectively. 6:3 compressor essentially comprises of a combinational logic circuit with six inputs and three outputs. Similarly, 7:3 compressor with seven primary inputs comprises and three outputs. According to Fig.3 , the conventional 6:3 and 7:3 compressors consist of three Full-Adder cells with one Half-Adder and four Full-Adder cells which are cascaded. As it obvious from the Fig. 2 , there are no carry-in and carry-out signals for 6:3 and 7:3 compressors. Therefore, this is the great advantage to reduced carry-in and carry-out signals which cause extra interconnections, more power dissipation, coupling effects, and routing difficulties. Moreover, the entire required hardware is computed. One Full Adder cell is eliminated in both 6:3 and 7:3 architectures when compared with their counterparts 6:2 and 7:2 compressors (Table I) . B. Discussions: Performance Analysis on Cascade Models 6:2 and 7:2 compressorsare used for partial product reduction [10] . So, one row of 6:2 and 7:2 compressors can reduce 6 and 7 rows of partialproducts into two rows. Fig. 3 shows how 4 columns outof the 6 rows of partial product array are reduced by 4 6:2 compressors in 16×16-bit multiplication process. Accordingly, this is the same scenario for two cascaded 7:2 compressors. The mentioned problem for the two cascaded 6:3 and 7:3 compressors do not exist because there are no carry-in /carry-out signals to make dependency between their cascaded models (Fig.6 ). 
III. SIMULATION RESULTS
A. Technology Constraints
Since dimensional down scaling of CMOS transistors is reaching its fundamental physical limits, various researches have been actively carried out to find an alternative way to continue following Moore's law [13] . Among many candidate emerging technologies, CNFET is a promising technology to be extended, due to three main reasons: First, the operation principle and the device structure are similar to current CMOS devices and it is possible to reuse the established CMOS design infrastructure. Second, it is also possible to reutilize CMOS fabrication process. The last but not the least is that CNFET has the best experimentally demonstrated device current carrying ability up to now [14] .
Based on many reported technical literature, CNFETs have superior properties such as excellent current handling capabilities and high thermal conductivity [13] - [15] . Because of their miniaturized dimensions, they are implemented as a reliable switch with much less power than a silicon-based device to response of increasing sensitivity to voltage scaling variations in today's VLSI circuit designs. The unique feature which makes difference CNTFETs form MOSFETs is the threshold voltage which can be controlled by changing the chirality vector or the diameter of the CNTs [16] . This feature makes easier the design process of the VLSI circuits.
Moreover, simulation results confirm more improvement in performance metrics such as delay, power and Power-Delay-Product (PDP) over MOSFET-based gates. Additionally, excellent robustness to Process, Voltage, and Temperature (PVT) variations is obtained [17] .
B. Simulation-Based Performance Comparison
In this section, the two 6:2 and 7:2 compressors are analyzed and compared with the two 6:3 and 7:3 compressors as their counterpart. Simulations are carried out using Synopsys HSPICE simulator tool with 32nm CMOS technology for CMOS circuits and the Compact SPICE Model [17, 18] for 32nm CNTFET-based circuits, including all non-idealities. This standard model has been designed for unipolar, MOSFET-like CNFET devices, in which each transistor may have one or more CNTs. This model also considers Schottky Barrier Effects, Parasitics, including CNT, Drain/Source, and Gate resistances and capacitances and CNT Charge Screening Effects. The parameters of the CNFET model and their values, with brief descriptions, are shown in Table III . Simulation results, shown in Table IV ,ease the comprehensive comparisons.All the circuits are simulated at 0.65 supply voltages, at 100 MHz operating frequencies and with2fF output loads. For all the structures, the unique input and output are employed. 
IV. CONCLUSION
In this paper, we have carried out a comprehensive analysis and comparison between two different cascaded n:2 and n:3 compressors to analyze their performance in parallel manner at the transistor level, including new CNFET-based full adder cell design. Results of the comprehensive experiments, demonstrate considerable improvements using cascaded n:3 compressors in terms of delay, power consumption and PDP in comparison with n:2 compressors for designing fast parallel multipliers.
